Research project
XUGA34001B94
Descripción y Síntesis de controladores lógicos seguros contra averias realizadas con circuitos integrados digitales programables y reconfigurables.
date_range
Duration: from 14 July 1995 to 13 July 1996
(12 months)
Finished
It has been granted under a regime of Competitive.
